

**Course: OE**  
**Fundamentals of Computer Organization**

<b>Semester: II</b>	<b>Credits: 2</b>	<b>Subject Code:OE2-22309</b>	<b>Lectures: 30</b>
---------------------	-------------------	-------------------------------	---------------------

**Course Outcomes:**

At the end of this course, the learner will be able to:

- CO1 - Construct the combinational and sequential logic circuit.
- CO2-Classify different semiconductor memories; recognise the principal memory technologies from a hierarchical viewpoint with emphasis on cache memory.
- CO3 - Identify and explain different parts of CPU and I/O devices, and organize them according to their function
- CO4- Compare microprocessors and relate them to Pentium Processors

<b>Unit 1:Introduction to Computer Architecture</b>	<b>15</b>
<ul style="list-style-type: none"> <li>• Concepts of Adder circuits, Multiplexers and Demultiplexers. Sequential logic (only concepts)-S-R latch, D Flip-flop.</li> <li>• CPU - Block diagram, Concept of buses and stack organization, I/O organization, Concept of DMA</li> <li>• Concept of RISC and CISC, Difference between Von-Neumann and Harvard Architecture.</li> <li>• Memory - Classification, hierarchy, Cache Memory</li> <li>• Class Test</li> </ul>	

<b>Unit 2: Microprocessors</b>	<b>15</b>
<ul style="list-style-type: none"> <li>• Introduction to microprocessors, Evolution of microprocessors</li> <li>• Concept of pipelining</li> <li>• Functional description of Pentium Processor, Concept of real and protected mode, Software model of the Pentium Processor</li> <li>• Assignment</li> </ul>	

**Reference Books:**

- Ata Elahi, Computer Systems-Digital Design, Fundamentals of Computer Architecture Assembly Language, Springer,
- Barry Brey, The Intel Microprocessors, 8th Edition, Pearson, Prentice Hall
- Floyd T.M, Digital Fundamentals, tenth edition, Pearson
- James Antonakos, The Pentium Microprocessor, Prentice Hall
- M. Morris Mano, Computer System Architecture, Pearson Education
- Malvino, Leach, Digital Principles and Applications, Tata McGraw-Hill.
- M. Morris Mano, "Digital Design", 3rdEdition, PHI, New Delhi
- S. Salivahanan S. Arivazhagan-Digital Circuits and Design
- William Stallings, Computer Organization and Architecture, Prentice Hall India



<b>Board Of Studies</b>	<b>Department</b>	<b>Name</b>	<b>Signature</b>
Chairperson (HoD)	B.Sc(Comp. Sci.)	Swatee Sarwate	Swatee Sarwate 28/3/24

**Websites:**

- <https://www.csun.edu/~rd436460/DigitalElectronics/Chapter%205.pdf>
- <https://computer.howstuffworks.com/computer-memory2.htm>
- [https://en.wikipedia.org/wiki/Memory\\_address](https://en.wikipedia.org/wiki/Memory_address)
- <https://www.geeksforgeeks.org/introduction-of-general-register-based-cpu-organization>
- NPTEL lecture series- Electronics-Digital Circuits and Systems by Prof. S. Srinivasan IIT Madras, - 16 to 26 on YouTube
- <https://www.youtube.com/watch?v=m1QBxTeVaNs> Difference between FF & latch

Board of Studies	Name	Signature
Chairperson (HoD)	Swatee Sarwate	<i>Swatee Sarwate</i> 23/3/24
Faculty	Anitha Menon	<i>A. Menon</i> 23/3/24
Subject Expert (Outside SPPU)	Dr. Sangeeta Kale	<i>S. Kale</i> 23/3/24
Subject Expert (Outside SPPU)	Dr. Rajshree Jain	<i>R. Jain</i> 23/3/24
VC Nominee (SPPU)	Dr. Pravin Yawale	<i>P. Yawale</i> 23/3/24
Industry Expert	Dr. Umesh N. Hivarkar	<i>U. N. Hivarkar</i> 23/3/24
Alumni	Ms. Preerha Polekar	<i>P. Polekar</i> 23/3/24



Board Of Studies	Department	Name	Signature
Chairperson (HoD)	B.Sc(Comp. Sci.)	Swatee Sarwate	<i>Swatee Sarwate</i> 23/3/24